Feed
Discussions

verilog

verilog

#verilog

27 followers·13 articles

verilog

#verilog·27 followers·13 articles

verilog

Changelog

New steps component and improved accessibility on Hashnode's blog and docs product.

Nov 05, 2024·

new

Trending Articles

STON.fi & Symbiosis: The Future of Cross-Chain DeFi

IKOABASI UWEM UMOANWAN·55 reads

🚀 STON.fi x Symbiosis: Swapping Just Got a Whole Lot Easier!

VANCE 💎·42 reads

STON.fi x TapSwap: A Game-Changer for DeFi Traders

IKOABASI UWEM UMOANWAN·28 reads

Top commenters this week

Writing Challenges

#2Articles1Week Challenge

Become better at technical writing; accept Hashnode's writing challenge for four weeks.

#2Articles1Week Challenge

#WomenWhoTech

Share your story, achievements, or experiences as a woman, non-binary folk in tech or as a #WomenWhoTech ally!

#WomenWhoTech

Self Starter

Publish your first article on Hashnode and become a self starter!

Self Starter

Serial Blogger

Publish an article every day for 7 days and earn a cool serial blogger badge!

Serial Blogger

Talk of the town

Write a story that drives amazing engagement on Hashnode and become the talk of the town!

Talk of the town

Word Warrior

Write an in-depth article on your Hashnode blog that's more than 2000 words and become a word warrior!

Word Warrior

Shreyash Shukla

Shreyash Shukla

Vinayak Mishra

Ugochukwu Ifeanyi

Ugochukwu Ifeanyi

max

Poonam Thakur

Shuran Xu

embeddedville.hashnode.dev·Feb 08, 2025

Feb 08, 2025

FPGA Prototyping in HLS C++ (Part 1)

Background Nowadays Field-Programmable Gate Arrays (FPGAs) have become a highly adaptable and powerful technology, allowing engineers to design custom, reconfigurable digital circuits. Their distinct blend of flexibility, parallel processing, and fas...

FPGA Prototyping in HLS C++ (Part 1)

Discuss·1 like·15 reads

Gursimran Singh

Gursimran Singh

blog.mixedsignal.tech·Jan 18, 2025

Jan 18, 2025

Digital Hardware Design : Finite State Machines

What is a Finite State Machine? FSMs are used to model systems that transit between a finite number of internal states. The transitions between different states depend on the current state and the external input. Hence FSMs are sequential circuits. P...

Digital Hardware Design : Finite State Machines

Digital System Design

Ayushi Lathiya

ayushilathiya.hashnode.dev·Dec 30, 2024

Dec 30, 2024

Building and Simulating a Binary Up-Down Counter Using Verilog/VHDL and Xilinx

Introduction Binary counters are an essential component in digital circuits, used in various applications such as timers, frequency dividers, and sequential logic designs. A Binary Up-Down Counter is a type of counter that can increment (count up) or...

Building and Simulating a Binary Up-Down Counter Using Verilog/VHDL and Xilinx

Discuss·1 like·10 reads

Bruce Röttgers

Bruce Röttgers

br-1683654367361.hashnode.dev·Mar 19, 2024

Mar 19, 2024

How to install Vivado on Ubuntu (or Ubuntu-based operating systems)

Download Installer Visit the official download page Click on the link to the Linux Self-Extracting Web Installer in the latest "Full Product Installation". (older versions do not work with Ubuntu 20.04 and later) You'll be prompted to create an ac...

Discuss·45 reads

Aazam Thakur

alcadeus.hashnode.dev·Feb 05, 2024

Feb 05, 2024

System Verilog: A student's guide

What is SystemVerilog? Imagine you're building a house. SystemVerilog is like the blueprints you use to plan everything. It's a special kind of language that people use to describe what electronic parts should be in a computer or any other device. It...

System Verilog: A student's guide

Discuss·1 like·8 reads

RISC-V Assembly

Md Ameenuddin Siddiqui

Md Ameenuddin Siddiqui

aisemi.hashnode.dev·Nov 20, 2023

Nov 20, 2023

Brain float

There is a trend in DL towards using FP16 instead of FP32 because lower precision calculations seem to be not critical for neural networks. Additional precision gives nothing, while being slower, takes more memory and reduces speed of communication. ...

Discuss·14 reads

VLSI circuit design

Shrihari

blog.xlogic.in·Aug 23, 2023

Aug 23, 2023

Makerchip Flows

Github: Click here This blog provides an overview of Makerchip Flows, which is a suite of EDA Flows created for taking TL-Verilog/Verilog designs through various ASIC/FPGA Design pathways and also provides a high-level picture of the frameworks devel...

Makerchip Flows

Discuss·354 reads

ABHISHEK ANAND

abhishekanand.hashnode.dev·Jun 15, 2023

Jun 15, 2023

GSoC 2023 (Week 1 and 2): Developing DSP48E1 primitive

Introduction The coding period for Google Summer of Code 2023 officially began on 29th May 2023. After almost a month of skimming through endless documentation, bonding with the community and connecting with fellow GSoC contributors, it's finally sho...

GSoC 2023 (Week 1 and 2): Developing DSP48E1 primitive

Discuss·14 likes·168 reads

ZhuoranWang

josephwang.hashnode.dev·Feb 12, 2023

Feb 12, 2023

HDLbits: My solution

HDLbits Getting started (1) Getting Started module top_module( output one ); // Insert your code here assign one = 1; endmodule (2) Zero module top_module( output zero );// Module body starts after semicolon endmodule Verilog language (1...

Discuss·514 reads

Asanka Akash Sovis

Asanka Akash Sovis

asanka.hashnode.dev·Sep 26, 2022

Sep 26, 2022

04. One-Bit Register - Eight-Bit Computer

In order to convert the D flip flop into an actual one-bit registry, we must go through a few additional steps. In order to do this, we must have a way to load and save the data into it. For this, on the one hand, we must have a method to only load w...

04. One-Bit Register - Eight-Bit Computer

Discuss·89 reads

🧮 Eight-Bit Computer